- 6. (Twice amended) The ESD protection structure of Claim 5, wherein each of said second and fourth semiconductor regions includes a base region of said second conductivity type formed in said well region.
- 7. (Twice amended) The ESD protection structure of Claim 6, further including a pair of heavily doped semiconductor regions of said second conductivity type, each formed in a different one of said base regions.
- 8. (Twice amended) An electrostatic discharge (ESD) protection structure for protecting an integrated circuit, said ESD protection structure comprising:
 - a first semiconductor region of a first conductivity type;
- a second semiconductor region of a second conductivity type continuous with said first semiconductor region, said second conductivity type being opposite to said first conductivity type;

an electrically floating third semiconductor region of said first conductivity type continuous with said second semiconductor region and separated from said first semiconductor region by said second semiconductor region;

a fourth semiconductor region of said second conductivity type continuous with said third semiconductor region and separated from said second semiconductor region by said third semiconductor region;

a fifth semiconductor region of said first conductivity type continuous with said fourth semiconductor region and separated from said third semiconductor region by said fourth semiconductor region;

- a first terminal connected to said first and second semiconductor regions;
- a second terminal connected to said fourth and fifth semiconductor regions;
- a first resistor coupled between said first terminal and said second semiconductor region;
- a first current source coupled between said terminals so as to be in series with said first resistor;
- a second resistor coupled between said second terminal and said fourth semiconductor region; and

67

Ronald J. Meetin Attorney at Law 210 Central Avenue Mountain View, CA 94043-4869

02

a second current source coupled between said terminals so as to be in series with said second resistor.--

Cancel Claim 10 without prejudice.

Amend Claims 21 and 22 to read:

--21. (Amended) An electrostatic discharge (ESD) protection structure for protecting an integrated circuit, said ESD protection structure, comprising:

a first semiconductor region of a first conductivity type;

a second semiconductor region of a second conductivity type continuous with said first semiconductor region, said second conductivity type being opposite to said first conductivity type;

an electrically floating third semiconductor region of said first conductivity type continuous with said second semiconductor region and separated from said first semiconductor region by said second semiconductor region;

a fourth semiconductor region of said second conductivity type continuous with said third semiconductor region and separated from said second semiconductor region by said third semiconductor region;

a fifth semiconductor region of said first conductivity type continuous with said fourth semiconductor region and separated from said third semiconductor region by said fourth semiconductor region;

- a first terminal connected to said first and second semiconductor regions;
- a second terminal connected to said fourth and fifth semiconductor regions;
- a first resistor coupled between said first terminal and said second semiconductor region;

a first pair of back-to-back diodes coupled between said terminals so as to be in series with said first resistor;

a second resistor coupled between said second terminal and said fourth semiconductor region; and

a second pair of back-to-back diodes coupled between said terminals so as to be in series with said second resistor.

(3

Ronald J. Meetin Attorney at Law 210 Central Avenue Mountain View, CA 94043-4869

3

22. (Amended) The ESD protection structure of Claim 21, wherein said diodes are Zener diodes.

Cancel Claims 23 - 25 without prejudice.

Amend Claims 26 - 30 to read:

CH

- 26. (Amended) The ESD protection structure of Claim 21, wherein said first conductivity type is n-type, and said second conductivity type is p-type.
- 27. (Amended) The ESD protection structure of Claim 21, wherein said first conductivity type is p-type, and said second conductivity type is n-type.
- 28. (Amended) The ESD protection structure of Claim 21, wherein said third semiconductor region includes a well region of said first conductivity type formed in a semiconductor substrate of said second conductivity type.
- 29. (Amended) The ESD protection structure of Claim 28, wherein each of said second and fourth semiconductor regions includes a base region of said second conductivity type formed in said well region.
- 30. (Amended) The ESD protection structure of Claim 29, further including a pair of heavily doped semiconductor regions of said second conductivity type, each formed in a different one of said base regions.--

Ronald J. Meetin Attorney at Law 210 Central Avenue Mountain View, CA 94043-4869

Tel.: 650-964-9767 Fax: 650-964-9779 Enclosed is an appendix which indicates how the above version of Claims 2, 3, 5 - 8, 21, 22, and 26 - 30 is produced from the previous version of those claims. In the appendix, added material is underlined, and deleted material is in brackets.

Add new Claims 31 - 42 as follows:



--31. The ESD protection structure of Claim 8, wherein said first current source is coupled between said second terminal and said second semiconductor region, and said

second current source is coupled between said first terminal and said fourth semiconductor region.

32. The ESD protection structure of Claim 21, wherein said first pair of Zener diodes are coupled between said second terminal and said second semiconductor region, and said second pair of Zener diodes are coupled between said first terminal and said fourth semiconductor region.

33. A method comprising:

providing an integrated circuit with an electrostatic discharge (ESD) protection structure comprising (a) a first semiconductor region of a first conductivity type connected to a first terminal, (b) a second semiconductor region of a second conductivity type connected to said first terminal and continuous with said first semiconductor region, said second conductivity type being opposite to said first conductivity type, (c) an electrically floating third semiconductor region of said first conductivity type continuous with said second semiconductor region and separated from said first semiconductor region by said second semiconductor region, (d) a fourth semiconductor region of said second conductivity type connected to a second terminal, continuous with said third semiconductor region, and separated from said second semiconductor region by said third semiconductor region, and (e) a fifth semiconductor region of said first conductivity type connected to said second terminal, continuous with said fourth semiconductor region, and separated from said third semiconductor region by said fourth semiconductor region; and

subjecting said integrated circuit to a voltage of value greater than a trigger magnitude such that the voltage is placed across said terminals and such that current dissipating the voltage automatically flows through said ESD protection structure when the voltage is placed across said terminals.

- 34. The method of Claim 33, wherein said first and second conductivity types respectively are n-type and p-type.
- 35. The method of Claim 33, wherein said first and second conductivity types respectively are p-type and n-type.



Ronald J. Meetin Attorney at Law 210 Central Avenue Mountain View, CA 94043-4869

- 36. The method of Claim 33 wherein the providing act includes providing said second and fourth semiconductor regions with more heavily doped portions that respectively contact said first and second terminals.
- 37. The method of Claim 36, wherein said more heavily doped portion of said second semiconductor region is spaced apart from said first semiconductor region, and said more heavily doped portion of said fourth semiconductor region is spaced apart from said fifth semiconductor region.
- 38. The method of Claim 33, wherein the providing act includes forming said ESD protection structure with (a) a first resistor coupled between said first terminal and said second semiconductor region, (b) a first current source coupled between said terminals so as to be in series with said first resistor, (c) a second resistor coupled between such second terminal and said fourth semiconductor region, and (d) a second current source coupled between said terminals so as to be in series with said second resistor.
- 39. The method of Claim 38, wherein the providing act includes providing said ESD protection structure so that said first current source is coupled between said second terminal and said second semiconductor region and so that said second current source is coupled between said first terminal and said fourth semiconductor region.
- 40. The method of Claim 33, wherein the providing act includes forming said ESD protection structure with (a) a first resistor coupled between said first terminal and said second semiconductor region, (b) a first pair of back-to-back diodes coupled between said terminals so as to be in series with said first resistor, (c) a second resistor coupled between such second terminal and said fourth semiconductor region, and (d) a second pair of back-to-back diodes coupled between said terminals so as to be in series with said second resistor.
- 41. The method of Claim 40, wherein the providing act includes forming said ESD protection structure so that said first current source is coupled between said second



Ronald J. Meetin Attorney at Law 210 Central Avenue Mountain View, CA 94043-4869

terminal and said second semiconductor region and so that said second current source is coupled between said first terminal and said fourth semiconductor region.



42. The method of Claim wherein said diodes are Zener diodes.--

Ronald J. Meetin Attorney at Law 210 Central Avenue Mountain View, CA 94043-4869

Tel.: 650-964-9767 Fax: 650-964-9779

Appl'n. No.: 10/045,137